

Junaidfazal08@gmail.com Bc190202640@vu.edu.pk CS302-Degital Logic Design

(Solved Macq's)

LECTURE FROM (23 to 45)

FOR MORE VISIT VULMSHELP.COME



JUNAID MALIK 0304-1659294

AL-JUNAID TECH INSTITUTE



www.vulmshelp.com



Language Courses Training Available

I'm providing paid courses in different languages within 3 Months, Certificate will be awarded after completion.

- HTML
- CSS
- JAVASCRIPT
- •BOOTSTRAPS
- **JQUERY**
- PHP MYSQL
- NODES.JS
- REACT JS

LMS Handling Services

LMS Activities Paid Task

Assignments 95% Results

Quizes 95% Results

GDB 95% Results

For CS619 Project Feel Free To Contact With Me

Ph# 0304-1659294 Email: junaidfazal08@gmail.com

<u>AL-JUNAID TECH INSTITUTE</u>

Λ.,	aa4: a -	NI.	1
υu	estion	INU:	1

The minimum time for which the input signal has to be maintained at the input of flip-flop is called _____ of the flip-flop.

- ► Set-up time
- ► Hold time (Page 242)
- ► Pulse Interval time
- ► Pulse Stability time (PST)

Ouestion No: 2

74HC163 has two enable input pins which are and

- **► ENP, ENT (Page 285)**
- ► ENI, ENC
- ► ENP, ENC
- ► ENT, ENI

Question No: 3

is said to occur when multiple internal variables change due to change in one input variable

- ► Clock Skew
- ► Race condition (Page 267)
- ► Hold delay
- ► Hold and Wait

Question No: 4

The input overrides the input

- ► Asynchronous, synchronous (Page 369)
- ► Synchronous, asynchronous
- ► Preset input (PRE), Clear input (CLR)
- ► Clear input (CLR), Preset input (PRE)

Question No: 5

A decade counter is

- ► Mod-3 counter
- ► Mod-5 counter
- ► Mod-8 counter
- ► Mod-10 counter (Page 274)

Question No: 6

In asynchronous transmission when the transmission line is idle,

- ► It is set to logic low
- ► It is set to logic high (Page 356)
- ► Remains in previous state
- ► State of transmission line is not used to start transmission

Question No: 13

The voltage gain of the Inverting Amplifier is given by the relation ______

Vout / Vin = - Rf / Ri (Page 446)

- \blacktriangleright Vout / Rf = Vin / Ri
- ightharpoonup Rf / Vin = Ri / Vout
- ightharpoonup Rf / Vin = Ri / Vout

Question No: 14
LUT is acronym for
► Look Up Table (Page 439)
► Local User Terminal
► Least Upper Time Period
► None of given options
Question No: 15
The three fundamental gates are
► AND, NAND, XOR
► OR, AND, NAND
► NOT, NOR, XOR
► NOT, NOR, AOR NOT, OR, AND (Page 40)
NOT, OK, AND (rage 40)
Question No: 16
The total amount of memory that is supported by any digital system depends upon The organization of memory
The organization of memory The structure of memory
The structure of memory The size of decoding unit
► The size of the address bus of the microprocessor (Page 430)
Question No. 17
Question No: 17 Stock is an agranym for
Stack is an acronym for
► FIFO memory LIFO memory (Page 429)
► Flash Memory
Bust Flash Memory
Dust I lash Memory
Question No: 18
Addition of two octal numbers "36" and "71" results in
▶ 213
▶ 123
► 127 (COO) (1 (COO)
▶ 345
W.
Question No: 19
Question No: 19 is one of the examples of synchronous inputs. ▶ J-K input (Page 235) ▶ EN input ▶ Preset input (PRE)
► J-K input (Page 235)
► EN input
► Preset input (PRE)
► Clear Input (CLR)
Quartier No. 20
Question No: 20
occurs when the same clock signal arrives at different times at different clock inputs due to
propagation delay. ▶ Race condition
Clock Show (Page 226)

<u>AL-JUNAID TECH INSTITUTE</u>

- ► Ripple Effect
- ► None of given options

Question No: 22

In a state diagram, the transition from a current state to the next state is determined by

- ► Current state and the inputs (Page 332)
- ► Current state and outputs
- ► Previous state and inputs
- ► Previous state and outputs

Question No: 23

is used to simplify the circuit that determines the next state.

- ► State diagram
- ► Next state table
- ► State reduction
- ► State assignment (Page 335)

Question No: 24

Assume that a 4-bit serial in/serial out shift register is initially clear. We wish to store the nibble 1100. Wha will be the 4-bit pattern after the second clock pulse? (Right-most bit first.)

- ▶ 1100
- ▶ 0011
- ▶ 0000
- ▶ 1111

Question No: 25

The operation of J-K flip-flop is similar to that of the SR flip-flop except that the J-K flip-flop

- **▶** Doesn't have an invalid state (Page 232)
- \triangleright Sets to clear when both J = 0 and K = 0
- ► It does not show transition on change in pulse
- ► It does not accept asynchronous inputs

Question No: 26

A multiplexer with a register circuit converts

- ➤ Serial data to parallel
- ► Parallel data to serial (Page 356)
- ➤ Serial data to serial
- ► Parallel data to parallel

Question No: 27

GAL is essentially a

- ► Non-reprogrammable PAL
- ► PAL that is programmed only by the manufacturer
- ► Very large PAL
- ► Reprogrammable PAL (Page 183)

Question No: 28
in, all the columns in the same row are either read or written.
► Sequential Access
► MOS Access
► FAST Mode Page Access (Page 413)
► None of given options
Question No: 29
In order to synchronize two devices that consume and produce data at different rates, we can use
Read Only Memory First Ly First Out Manager (Page 425)
Fist In First Out Memory (Page 425)
► Flash Memory► Fast Page Access Mode Memory
rast rage Access wode memory
Question No: 30
A flip-flop changes its state when
Low-to-high transition of clock (Page 228)
► High-to-low transition of clock
► Enable input (EN) is set
► Preset input (PRE) is set
Treset input (Tree) is set
Duestion No: 31
a frequency counter
Counts pulse width
Counts no. of clock pulses in 1 second (Page 301)
Counts high and low range of given clock pulse
None of given options
Question No: 32
In a sequential circuit the next state is determined by and
➤ State variable, current state
Current state, flip-flop output
Current state and external input
► Input and clock signal applied (Page 305)
Question No: 33
➤ Current state and external input ➤ Input and clock signal applied (Page 305) Question No: 33 Flip flops are also called ➤ Bi-stable dualvibrators ➤ Bi-stable transformer
► Bi-stable dualvibrators
Bi static transformer
► Bi-stable multivibrators (Page 228) ■ Bi-stable singlevibrators

Question No: 36

Given the state diagram of an up/down counter, we can find _____

- ► The next state of a given present state (Page 371)
- ► The previous state of a given present state
- ▶ Both the next and previous states of a given state
- ▶ The state diagram shows only the inputs/outputs of a given states


Question No: 38

A Nibble consists of bits

- **>** 2
- ► 4 (Page 394)
- ▶ 8
- ▶ 16

Question No: 39

The output of this circuit is always_____



- **▶** 1
- **D**
- \triangleright \triangle
- $ightharpoonup \overline{A}$


Question No: 40

A logic circuit with an output $X = \overline{ABC} + A\overline{B}$ consists of

- ► two AND gates, two OR gates, two inverters
- ► three AND gates, two OR gates, one inverter
- ► two AND gates, one OR gate, two inverters (Lecture 8)
- ► two AND gates, one OR gate

Question No: 41

The diagram given below represents



- ► Demorgans law
- ► Associative law
- ▶ Product of sum form
- ► Sum of product form (Page 78)

Question No: 42

The voltage gain of the Inverting Amplifier is given by the relation

- $ightharpoonup V_{out}/V_{in} = -R_f/R_i (Page 446)$
- $ightharpoonup V_{out}/R_{f} = -V_{in}/R_{i}$
- ightharpoonup Rf/Vin = Ri/Vout
- ightharpoonup Rf/Vin=Ri/Vout

Question No: 43

DRAM stands for

- **▶** Dynamic RAM (Page 407)
- ► Data RAM
- ► Demoduler RAM
- ► None of given options


Question No: 44

The three fundamental gates are ______

- ► AND, NAND, XOR
- ► OR, AND, NAND
- ► NOT, NOR, XOR
- ► NOT, OR, AND (Page

40) Question No: **45**

<u>L-JUNAID TECH INSTITUTE</u>



Which of the following statement is true regarding above block diagram?

- ► Triggering takes place on the negative-going edge of the CLK pulse
- ► Triggering takes place on the positive-going edge of the CLK pulse
- ► Triggering can take place anytime during the HIGH level of the CLK waveform
- ► Triggering can take place anytime during the LOW level of the CLK waveform

Question No: 46

The expression F=A+B+C describes the operation of three bits Gate.

- **▶** OR (Page 42)
- ► AND
- ► NOT
- ► NAND

Question No: 47

Addition of two octal numbers "36" and "71" results in

- ▶ 213
- **▶** 123
- **127**
- ▶ 345

Question No: 48

The ANSI/IEEE Standard 754 defines a _____Single-Precision Floating Point format for binary numbers.

- ▶ 8-bit
- ► 16-bit
- **▶** 32-bit (Page 25)
- ► 64-bit

Question No: 49

Question No: 49
The decimal "17" in BCD will be represented as _

- ▶ 11101
- ▶ 11011
- ► 10111 (According to rule)
- **▶** 11110

AL-JUNAID TECH INSTITUTE
Question No: 50
The basic building block for a logical circuit is
► A Flip-Flop
► A Logical Gate (Page 7)
► An Adder
► None of given options
Question No: 51
The output of the expression F=A.B.C will be Logicwhen A=1, B=0, C=1.
▶ Undefined
▶ One
► Zero (According to rule)
► No Output as input is invalid.
Question No: 52
is invalid number of cells in a single group formed by the adjacent cells in K-map
▶ 2
▶ 8
► 12 (According to rule "2^n")
▶ 16
Question No: 53
The PROM consists of a fixed non-programmableGate array configured as a decoder
► AND (Page 182)
► OR
► NOT
► XOR
Question No: 54
is one of the examples of asynchronous
inputs. ► J-K input
-

- ► S-R input
- ► D input

Clear Input (CLR) (Page 35) Question No. 55

235) Question No: 55

Consider an up/down counter that counts between 0 and 15, if external input(X) is "0" the counter counts upward (0000 to 1111) and if external input (X) is "1" the counter counts downward (1111 to 0000), now suppose that the present state is "1100" and X=1, the next state of the counter will be

▶ 0000

- **►** 1101 (not sure)
- ▶ 1011
- ▶ 1111

	UUI		<u>, , , , , , , , , , , , , , , , , , , </u>	
	N			
Onestion	No. 56			

In a state diagram, the transition from a current state to the next state is determined by

- ► Current state and the inputs (Page 232)
- ► Current state and outputs
- ► Previous state and inputs
- ► Previous state and outputs

Question No: 57

is used to minimize the possible no. of states of a circuit.

- ► State assignment (Page 341)
- ► State reduction
- ▶ Next state table
- ► State diagram

Question No: 59

The best state assignment tends to ______.

- ► Maximizes the number of state variables that don't change in a group of related states (Page 337)
- ▶ Minimizes the number of state variables that don't change in a group of related states
- ► Minimize the equivalent states
- ► None of given options

Question No: 60

5-bit Johnson counter sequences through states

- **>**
- ► 10 (Page 354)
- **▶** 32
- **>** 25

Question No: 61

The address from which the data is read, is provided by

- ► Depends on circuitry
- ► None of given options
- ► RAM
- ► Microprocessor (Page 397)

Question No: 62

FIFO is an acronym for

- ► First In, First Out (Page 424)
- ► Fly in, Fly Out
- ► Fast in, Fast Out
- ► None of given options

Question No: 63

The voltage gain of the Inverting Amplifier is given by the relation

 $ightharpoonup V_{out}/V_{in} = -R_f/R_i (Page 446)$

<u>AL-JUNAID TECH INSTITUTE</u>


- $ightharpoonup V_{out}/R_{f} = -V_{in}/R_{i}$
- ightharpoonup R_f / V_{in} = R_i / V_{out}
- $ightharpoonup R_f/V_{in} = R_i/V_{out}$

Question No: 64

_____of a D/A converter is determined by comparing the actual output of a D/A converter with the expected output.

- ► Resolution
- ► Accuracy (Page 460)
- **▶** Quantization
- ► Missing Code

Question No: 65



relp.com

Above is the circuit diagram of____

- ► Asynchronous up-counter (Page 270)
- ► Asynchronous down-counter
- ➤ Synchronous up-counter
- ► Synchronous down-counter

Question No: 66

The sequence of states that are implemented by a n-bit Johnson counter is

- ► n+2 (n plus 2)
- ► 2n (n multiplied by 2) (Page 354)
- \triangleright 2n (2 raise to power n)
- ► n2 (n raise to power 2)

Question No: 67

"A + B = B + A" is

- ► Demorgan"s Law
- ▶ Distributive Law
- **►** Commutative Law (Page 72)
- ► Associative Law

Ouestion No: 68

Following is standard POS expression

 $(A+\overline{B}+C+\overline{D})(A+\overline{B}+C+D)(A+B+\overline{C}+\overline{D})(A+B+C+\overline{D})(A+\overline{B}+\overline{C}+D)$

- ► True (Lecture 9)
- ► False

Ouestion No: 69

An alternate method of implementing Comparators which allows the Comparators to be easily cascaded with the need for extra logic gates is ______

- ► Using a single comparator
- **▶** Using Iterative Circuit based Comparators (Page 155)
- ► Connecting comparators in vertical hierarchy
- Extra logic gates are always required.

Question No: 70

DE multiplexer is also called

- ▶ Data selector
- ► Data router
- **▶** Data distributor (Page 178)
- ► Data encoder

Question No: 71

A flip-flop is connected to +5 volts and it draws 5 mA of current during its operation, the power dissipation of the flip-flop is

- ► 10 mW
- ► 25 mW (Page 242)
- ► 64 mW
- ▶ 1024

Question No: 72

Counters as the name indicates are not triggered simultaneously.

- ► Asynchronous (Page 269)
- ► Synchronous
- ► Positive-Edge triggered
- ► Negative-Edge triggered

AL-JUNAID TECH INSTITUTE
Question No: 74
In a state diagram, the transition from a current state to the next state is determined by
► Current state and the inputs (Page 332)

- ► Current state and outputs
- ► Previous state and inputs
- ► Previous state and outputs

Λ	4	NI	75
Οu	estion	INO:	73

A synchronous decade counter will have_

- ► 4 (Page 281)
- **▶** 7
- ▶ 10

Question No: 76

The alternate solution for a demultiplexer-register combination circuit is _

► Parallel in / Serial out shift register

- ► Serial in / Parallel out shift register (Page 356)
- ► Parallel in / Parallel out shift register
- ➤ Serial in / Serial Out shift register

Question No: 77

The 4-bit 2"s complement representation of "+5" is

- ▶ 1010
- **►** 1110
- **►** 1011
- ► 0101 (Page 22)

Ouestion No: 78

The storage cell in SRAM is

- ▶ a flip –flop
- ► a capacitor (Page 407)
- ► a fuse
- ► a magnetic domain

SO304-1659294

Question No: 79

What is the difference between a D latch and a D flip-flop?

- ► The D latch has a clock input.
- ► The D flip-flop has an enable input.
- ► The D latch is used for faster operation.
- ► The D flip-flop has a clock input.

Question No: 80

For a positive edge-triggered J-K flip-flop with both J and K HIGH, the outputs Will _____ if the clock goes HIGH.

- ▶ toggle
- ► set
- ► reset
- ▶ not change

Question No: 81

The OR gate performs Boolean_

- ► multiplication
- ► subtraction
- **▶** division
- ► addition (Page 42)

Question No: 82

If an S-R latch has a 1 on the S input and a 0 on the R input and then the S input goes to 0, the latch will be

- **▶** set (Page 219)
- ► reset
- ► invalid
- ► clear

Question No: 83

Determine the values of A, B, C, and D that make the sum term A(bar) + B+C(bar)+D equal to zero.

- A = 1, B = 0, C = 0, D = 0
- Arr A = 1, B = 0, C = 1, D = 0 (Lecture 8)
- Arr A = 0, B = 1, C = 0, D = 0
- \blacktriangleright A = 1, B = 0, C = 1, D = 1

Question No: 84

The power dissipation, PD, of a logic gate is the product of the

- ► dc supply voltage and the peak current
- ► dc supply voltage and the average supply current
- ► ac supply voltage and the peak current
- ► ac supply voltage and the average supply current

Question No: 85

A Karnaugh map is similar to a truth table because it presents all the possible values of input variables and the resulting output of each value.

- **►** True
- ► False

Question No:86

NOR Gate can be used to perform the operation of AND, OR and NOT Gate

- ► True (Page 50)
- ► False

Question No: 87

Using multiplexer as parallel to serial converter requires	connected to the multiplex
► A parallel to serial converter circuit (Page 244)	
► A counter circuit	
► A BCD to Decimal decoder	
► A 2-to-8 bit decoder	
Question No: 88	
	or max terms
▶ 4	
► 8 (Page 89)	VT-
► 12	VCD
▶ 16	V/) //>
O 41 N 00	
Question No: 89	
In designing any counter the transition from a current state to the	e next sate is determined by
► Current state and inputs (Page 332) Only inputs	
► Only current state	
current state and outputs	
Current state and outputs	
Question No: 90	VY'
Sum term (Max term) is implemented using gates	
► OR (Page 78)	
► AND	
▶NOT	
▶ OR-AND	
Question No: 91	
AT TO THE VALUE STORED IN A 4-BIT LEFT SHIFT WAS "	"1". WHAT WILL
BE THE VALUE OF REGISTER AFTER THREE CLOCK PU	LSES?
▶2	
> 4	
6 (0)030(-1650)	
▶ 8 (not sure)	71.4
O 41 N 02	- 113
Question No: 93 If S=1 and R=0, then $Q(t+1) = $ for positive edge trigge	and the flow
If S=1 and R=0, then Q(t+1) =for positive edge trigge ▶0	erea 111p-110p
▶ 1 (Page 230)	
▶ Invalid	
► Input is invalid	
Imput is invalid	
Question No: 94	
If $S=1$ and $R=1$, then $Q(t+1) =$ for negative edge trigg	ered flip-flop
▶ 0	
▶ 1 ▶ 1 (B) 222)	
► Invalid (Page 233)	

<u>AL-JUNAID TECH INSTITUTE</u>

► Input is invalid

Question No: 95

We have a digital circuit. Different parts of circuit operate at different clock frequencies (4MHZ, 2M and 1MHZ), but we have a single clock source having a fix clock frequency (4MHZ), we can get help be

- ► Using S-R Flop-Flop
- ► D-flipflop
- ► J-K flip-flop (Page 252)
- ► T-Flip-Flop

Λ	4	MT.	01
Ou	estion	NO:	90

A counter is implemented using three (3) flip-flops, possibly it will have _____ maximum output status.

- **▶**3
- ▶7
- **▶ 8 (Page 272)**
- **►** 15

Question No: 97

In _____Q output of the last flip-flop of the shift register is connected to the data input of the first flip-flop of the shift register.

- ► Moore machine
- ► Meally machine
- ▶ Johnson counter
- ► Ring counter (Page 355)

Ouestion No: 98

The______of a ROM is the time it takes for the data to appear at the Data Output of the ROM chip after an address is applied at the address input lines

- ➤ Write Time
- ► Recycle Time
- ► Refresh Time
- ► Access Time (Page 417)

Question No: 99

Bi-stable devices remain in either of their_____states unless the inputs force the device to switch its state

- ► Ten
- ► Eight
- ► Three
- **► Two (Page 262)**

Ouestion No: 101

A full-adder has a Cin = 0. What are the sum (<PRIVATE "TYPE=PICT;ALT=sigma">) and the carry (Cout) when A = 1 and B = 1?

- \triangleright = 0, Cout = 0
- $\triangleright = 0$, Cout = 1 (Page 135)
- \triangleright = 1. Cout = 0
- \triangleright = 1, Cout = 1

Question No: 102

THE GLITCHES DUE TO RACE CONDITION CAN BE AVOIDED BY USING A

- ► GATED FLIP-FLOPS
- ► PULSE TRIGGERED FLIP-FLOPS
- ► POSITIVE-EDGE TRIGGERED FLIP-FLOPS
- ► NEGATIVE-EDGE TRIGGERED FLIP-FLOPS (Page 267)

Ouestion No: 103

The design and implementation of synchronous counters start from

- ► Truth table
- ► k-map
- ► state table
- ► state diagram (Page 319)

Question No: 104

THE HOURS COUNTER IS IMPLEMENTED USING

- ► ONLY A SINGLE MOD-12 COUNTER IS REQUIRED
- ► MOD-10 AND MOD-6 COUNTERS
- ► MOD-10 AND MOD-2 COUNTERS
- ► A SINGLE DECADE COUNTER AND A FLIP-FLOP (Page 299)

Question No: 105 (Marks: 1) - Please choose one

The high density FLASH memory cell is implemented using

- ▶ 1 floating-gate MOS transistor (Page 419)
- ► 2 floating-gate MOS transistors
- ► 4 floating-gate MOS transistors

► 4 floating-gate MOS transistors


► 6 floating-gate MOS transistors

Question No: 106 (Marks: 1) - Please choose one

Q2 :=Q1 OR X OR Q3 The above ABEL expression will be

- ► Q2:= Q1 \$ X \$ Q3
- ightharpoonup Q2:= Q1 # X # Q3 (Page 210)
- ► Q2:= Q1 & X & Q3
- ► Q2:= Q1 ! X ! Q3


Question No: 107 Generally, the Power dissipation ofdevices remains constant throughout their operation. TTL (Page 65)
 ► CMOS 3.5 series ► CMOS 5 Series ► Power dissipation of all circuits increases with time.
Question No: 108 When the control line in tri-state buffer is high the buffer operates like agate ► AND ► OR ► NOT (Page 196) ► XOR
Question No: 109 3.3 v CMOS series is characterized by
Question No:110 The output of an AND gate is one when All of the inputs are one (Page 40) Any of the input is one Any of the input is zero All the inputs are zero
Question No: 111 The binary numbers $A = 1100$ and $B = 1001$ are applied to the inputs of a comparator. What are the output levels? • $A > B = 1$, $A < B = 0$, $A < B = 1$ • $A > B = 0$, $A < B = 1$, $A = B = 0$ • $A > B = 1$, $A < B = 0$, $A = B = 0$ (Page 109) • $A > B = 1$, $A < B = 1$, $A = B = 1$ Question No:112 The diagram above shows the general implementation ofform



- ▶ boolean
- ► arbitrary
- **▶ POS** (Page 122)
- ► SOP

Ouestion No: 113

The device shown here is most likely a



304-1659294

ulmshelp.com

- ► Comparator
- ► Multiplexer
- ► Demultiplexer
- ► Parity generator

Question No: 114

DE multiplexer converts _____ data to _____ data

- ► Parallel data, serial data
- ► Serial data, parallel data (Page 356)
- ► Encoded data, decoded data
- ► All of the given options.

Question No:115

If S=1 and R=0, then Q(t+1) =______for positive edge triggered flip-flop

- ightharpoonup 0
- ► 1 (Page 230)
- ► Invalid
- ► Input is invalid

Question No: 116

If S=1 and R=1, then Q(t+1) =______for negative edge triggered flip-flop

- ▶ 0
- **▶** 1
- ► Invalid (Page 230)
- ► Input is invalid

Question No: 119

In asynchronous digital systems all the circuits change their state with respect to a common clock

- ► True
- ► False (Page 245)

Question No: 201

A flip-flop is connected to +5 volts and it draws 5 mA of current during its operation, the power dissipation of the flip-flop is

- ► 10 mW
- ► 25 mW (Page 242)
- ► 64 mW
- ▶ 1024

Question No: 202

A divide-by-50 counter divides the input_____signal to a 1 Hz signal.

- ► 10 Hz
- **▶** 50 Hz (Page 298)
- ► 100 Hz
- ► 500 Hz

Ouestion No: 203

The design and implementation of synchronous counters start from

- ► Truth table
- ► k-map
- ► state table
- ► state diagram (Page 319)

Ouestion No: 204

In _____ the output of the last flip-flop of the shift register is connected to the data input of the first flipflop. ► Moore machine

- ► Meally machine
- ► Johnson counter (Page 354)
- ► Ring counter Q

Ouestion No: 205

Which is not characteristic of a shift register?

- ► Serial in/parallel in (Page 346)
- ► Serial in/parallel out
- ► Parallel in/serial out
- ► Parallel in/parallel out

Question No: 206

NOR Gate can be used to perform the operation of AND, OR and NOT Gate

- ► FALSE
- **► TRUE (Page 250)**

Question No: 207

The output of an XNOR gate is 1 when _____I) All the inputs are zero II) Any of the inputs is zero III) Any of the inputs is one IV) All the inputs are one ishelp.com

- ► I Only
- ► IV Only
- ► I and IV only
- ► II and III only (Page 53)

Question No: 208

NAND gate is formed by connecting ___

- ► AND Gate and then NOT Gate (Page 45)
- ► NOT Gate and then AND Gate
- ► AND Gate and then OR Gate
- ▶ OR Gate and then AND Gate

Question No: 209

Consider A=1,B=0,C=1. A, B and C represent the input of three bit NAND gate the output of the NAND gate will be

- ➤ Zero
- **▶** One (Page 46)
- **▶** Undefined
- ► No output as input is invalid


Question No: 210

The capability that allows the PLDs to be programmed after they have been installed on a circuit board is call

- ► Radiation-Erase programming method (REPM)
- ► In-System Programming (ISP) (Page 194)
- ► In-chip Programming (ICP)
- ► Electronically-Erase programming method(EEPM)

Question No: 211

Following Is the circuit diagram of mono-stable device which gate will be replaced by the red colored rectang in the circuit.



- ► AND
- ► NAND
- ► NOR
- **► XNOR (Page 262)**

Question No: 212

outputs depend only on the combination of current state and inputs.

- ► Mealy machine (Page 332)
- ► Moore Machine
- ► State Reduction table
- ► State Assignment table

AT THIN AID TECHT INCTITE

AL-JUNAID IECH INSIIIUIE
Question No: 213 In the following statement Z PIN 20 ISTYPE "reg.invert"; The keyword "reg.invert" indicates ➤ An inverted register input ➤ An inverted register input at pin 20 ➤ Active-high Registered Mode output ➤ Active-low Registered Mode output (Page 360)
Question No: 214 A Nibble consists ofbits ▶ 2 ▶ 4 (Page 394) ▶ 8 ▶ 16
Question No: 215 A bidirectional 4-bit shift register is storing the nibble 1110. Its input is LOW. The nibble 0111 is waiting to entered on the serial data-input line. After two clock pulses, the shift register is storing ▶ 1110 ▶ 0111 ▶ 1000 ▶ 1001
Question No: 216 In order to synchronize two devices that consume and produce data at different rates, we can use ➤ Read Only Memory ➤ Fist In First Out Memory (Page 425) ➤ Flash Memory ➤ Fast Page Access Mode Memory
Question No: 217 If the FIFO Memory output is already filled with data then ▶ It is locked; no data is allowed to enter ▶ It is not locked; the new data overwrites the previous data. ▶ Previous data is swapped out of memory and new data enters ▶ None of given options
Question No: 218 The process of converting the analogue signal into a digital representation (code) is known as ► Strobing ► Amplification ► Quantization (Page 445) ► Digital representation (code) is known as
▶ Digitization

Question No: 219 $(A+B)(A+\overline{B}+C)(\overline{A}+C)$

is an example of ____

- ► Product of sum form (Page 77)
- ► Sum of product form
- ► Demorgans law
- ► Associative law

Ouestion No: 220

Q2 :=Q1 OR X OR Q3 The above ABEL expression will be

- ► Q2:= Q1 \$ X \$ Q3
- ► Q2:= Q1 # X # Q3 (Page 210)
- ► Q2:= Q1 & X & Q3
- ► Q2:= Q1 ! X ! Q3

Question No: 221

Caveman number system is Base____number

system ▶ 2

- **▶** 5 (Page 11)
- **▶** 10
- **▶** 16

Question No: 222

The output of an XOR gate is zero (0) when

- I) All the inputs are zero
- II) Any of the inputs is zero
- III) Any of the inputs is one
- IV) All the inputs are one
- ► I Only
- ► IV Only
- ► I and IV only (Page 53)
- ► II and III only

Question No: 223

The simplest and most commonly used Decoders are the Decoders

- ► n to 2n (Page 158)
- \blacktriangleright (n-1) to 2n
- \blacktriangleright (n-1) to (2n-1)
- ▶ n to 2n-1

Question No: 224	
TheEncoder is used as a keypa	ad encoder.
► 2-to-8 encoder	
► 4-to-16 encoder	
► BCD-to-Decimal	
► Decimal-to-BCD Priority (Page 16	<mark>6)</mark>
Question No: 225	
3-to-8 decoder can be used to implemen	t Standard SOP and POS Boolean expressions
► True (Page 161)	
► False	THOTAL
Question No: 226	
If $S=1$ and $R=0$, then $Q(t+1) = \underline{\hspace{1cm}}$	tor positive edge triggered flip-flop
► 0	
► 1 (Page 230)	
► Invalid	
► Input is invalid	
Question No: 227	A A
	tch are connected together using a gate then there is only
1	presented by D instead of S or R (A gated D-Latch)
► AND	recentled by 2 material of 2 of 11 (11 games 2 2 area)
► OR	
► NOT (Page 226)	
► XOR	
Question No: 228	
The low to high or high to low transition	of the clock is considered to be a(n)
► State	
Edge (Page 228)	
► Trigger	
► One-shot	
Question No: 230	UT 100/2/T
RCO Stands for	11/2
► Reconfiguration Counter Output	707
► Reconfiguration Clock Output	1 100
► Ripple Counter Output	mohell
► Ripple Clock Output (Page 285)	lmshelp.com
Question No: 231	
A transparent mode means	
► The changes in the data at the inpu	uts of the latch are seen at the output (Page 245)
► The changes in the data at the inputs	of the latch are not seen at the output

- Propagation Delay is zero (Output is immediately changed when clock signal is applied)
 Input Hold time is zero (no need to maintain input after clock transition)

Question No: 232 In outputs depend only on the current state. ▶ Mealy machine ▶ Moore Machine (Page 332) ▶ State Reduction table ▶ State Assignment table
Question No: 233 Smallest unit of binary data is a ▶ Bit (Page 394) ▶ Nibble ▶ Byte ▶ Word
Question No: 234 NOR gate is formed by connecting ► OR Gate and then NOT Gate (Page 47) ► NOT Gate and then OR Gate ► AND Gate and then OR Gate ► OR Gate and then AND Gate
Question No: 235 A particular half adder has ➤ 2 INPUTS AND 1 OUTPUT ➤ 2 INPUTS AND 2 OUTPUT (Page 134) ➤ 3 INPUTS AND 1 OUTPUT ➤ 3 INPUTS AND 2 OUTPUT
Question No: 236 THE FOUR OUTPUTS OF TWO 4-INPUT MULTIPLEXERS, CONNECTED TO FORM A 16-INPUT MULTIPLEXER, ARE CONNECTED TOGETHER THROUGH A 4-INPUTGATE ▶ AND ▶ OR (Page 171) ▶ NAND ▶ XOR
Question No: 237 A FIELD-PROGRAMMABLE LOGIC ARRAY CAN BE PROGRAMMED BY THE USER AND NOT ETHE MANUFACTURER. ► TRUE (Page 182) ► FALSE
Question No: 241 A synchronous decade counter will haveflip-flops ▶ 3 ▶ 4 (Page 281) ▶ 7

The alternate solution for a multiplexer and a register circuit is

- ► Parallel in / Serial out shift register (Page 356)
- ► Serial in / Parallel out shift register
- ► Parallel in / Parallel out shift register
- ► Serial in / Serial Out shift register

Question No: 243

A 8-bit serial in / parallel out shift register contains the value "8", _____clock signal(s) will be required to shift the value completely out of the register.

- **1**
- **2**
- **4**
- **▶** 8 (Page 356)

Ouestion No: 245

If the FIFO Memory output is already filled with data then ____

- ► It is locked; no data is allowed to enter
- ► It is not locked; the new data overwrites the previous data.
- ► Previous data is swapped out of memory and new data enters
- **▶** None of given options

Question No: 246

WHEN BOTH THE INPUTS OF EDGE-TRIGGERED J-K FLOP-FLOP ARE SET TO LOGIC ZERO --

- ► THE FLOP-FLOP IS TRIGGERED
- ► Q=0 AND Q"=1

▶ Q=1 AND Q"=0 ▶ THE OUTPUT OF FLIP-FLOP REMAINS UNCHANGED (page)

223) Question No: 247

The terminal count of a 4-bit binary counter in the UP mode is

- 1100
- ? 0011
- 1111
- 0000

Ouestion No: 248

For a down counter that counts from (111 to 000). If current state is "101" the next state will be

AL-JUNAID TECH INSTITUT
🛮 🗡 🚺 🗓 💮 💮 💮 💮 💮 💮 💮 💮 💮 💮 💮 💮 💮
010
None of given options
Question No: 249
The n flip-flops storestates.
a. 1
b. 2^n c. 0 d. 2^(n+1)
Question No: 250
An Asynchronous Down-counter is implemented (using J-K flip-flop) by connecting
Q output of all flip-flops to clock input of next flip-flops
Q' output of all flip-flops to clock input of next flip-flops
Q output of all flip-flops to J input of next flip-flops
Q' output of all flip-flops to K input of next flip-flops
Question No: 251
In case of cascading Integrated Circuit counters, the enable inputs and RCOof the Integrated
Circuit counters allow cascading of multiple counters together.
True True
False
Question No: 251
A decade counter can be implemented by truncating the counting sequence of a MOD-20
counter.
a.True
<mark>b.False</mark>
Question No: 252
The 74HC163 is a 4-bit Synchronous Counter, it hasdata output pins.
b. 2

c. 6

d. 8

Question No: 253

Divide-by-32 counter can be achieved by using

c. Flip-Flop and

DIV10b. Flip-Flop and

DIV 16

c. Flip-Flop and DIV 32d. DIV 16 and DIV 32

Question No: 254

AL-JUNAID TECH INSTITUTE
The synchronous counters are also known as Ripple Counters:
a.True
<mark>b False</mark>
Question No: 255
Each stage of Master-slave flip-flop works atof the clock signal
 Each stage works on complete clock signal
One fourth
One third
One half
Question No: 256
With a 100 KHz clock frequency, eight bits can be serially entered into a shift register in
` a. 80 micro seconds
b. 8 micro seconds
c. 80 mili seconds
d. 10 micro seconds
Question No: 257
Number of states in an 8-bit Johnson counter sequence are:
d. 8
e. 12
f. 14 g. <mark>16</mark>
g. 16 Question No: 258
In moore machine the output depends on
The current state and the output of previous flip flop
 Only inputs
The current state
The current state and inputs
The current state and inputs
Question No: 259
Asynchronous mean that
• Each flip-flop after the first one is enabled by the output of the preceding flip-flop
Each flip-flop is enabled by the output of the preceding flip-flop
• Each flip-flop except the last one is enabled by the output of the preceding flip-flop
• Each alternative flip-flop after the first one is enabled by the output of the
precedingflip-flop
Question No: 260
According to moore circuit, the output of synchronous sequential circuit depend/s on
of flip flop.
h. Previous state
i. Present state

j. Next state k. External state

Question No: 261

In gated SR latch, what is the value of the output if EN=1, S=0 and R=1?
o Q
o <mark>0</mark>
> 1
Invalid
Question No: 262
A Divide-by-20 counter can be achieved by
using a. Flip-Flop and DIV 10 b. Flip-Flop and DIV 16 c. Flip-Flop and DIV 32 d. DIV 10 and DIV 16 Question No: 263 A one-shot mono-stable device contains
a. <mark>Flip-Flop and DIV 10</mark>
b. Flip-Flop and DIV 16
c. Flip-Flop and DIV 32
d. DIV 10 and DIV 16
Question No: 263
A one-shot mono-stable device contains
 AND gate, Resistor, Capacitor and NOT Gate
 NAND gate, Resistor, Capacitor and NOT
Gate
o NOR gate, Resistor, Capacitor and NOT
Gate
> XNOR gate, Resistor, Capacitor and NOT Gate
Question No: 264
The_inputs can be directly mapped to karnaugh maps.
➤ S-R
> J-K > Elia Elan
Flip-FlopExternal
Question No: 265
A mono-stable device only has a single stable state
a. True
b. False
0.1436
Question No: 266
When theHz sampling interval is selected, the signal at the output of the J-K flip-
Clarkes a time main d. C.
b. 0, 2 c. 2, 5
b. 0, 2
c. 2, 5
d. 1, 1
Question No: 267
Assume a J-K flip-flop has 1s on the J and K inputs. The next clock pulse will cause the
output to
> Set
➤ Toggle

AL-JUNAID TECH INSTITUTE
> Latch
> Reset
Question No: 268
A stage in the shift register consists of
> A latch
➤ A flip flop
➤ A byte of storage
Four bits of storage
Question No: 269
f a circuit suffers "Clock Skew" problem, the output of circuit can't be guarantied.
a. True
b. False
Question No: 270
A modulus-14 counter has fourteen states requiring
1. 14 flip flops
m. 14
registers
c. 4 flip flops
d. 4 registers
Question No: 271
n Master-Slave flip-flop the clock signal is connected to slave flip-flop using gate.
• AND
• OR
• NOT
• NAND
Question No: 272
flip-flops are obsolete now.
o Edge-triggered
o <mark>Master-Slave</mark>
• T-flipflop
• D-flipflop Question No: 273
The glitches due to "Race Condition" can be avoided by using a
n. Gated flip-flops
II. Galla IIIp-IIOps

- o. Pulse triggered flip-flops
 p. Positive-Edge triggered flip-flops flops

d. Negative-Edge triggered flip-

flops

Question No: 274

For a gated D-Latch if EN=1 and D=1 then Q(t+1)=_____

Q(t)

	_		_
•	Inv	rali	d

Question No: 275

rs when the same c. pagation delay.
q. Race condition
b. Clock skew
c. Ripple effect
d. None of given options
on No: 276

— Itivibrator is known as a (n)______. occurs when the same clock signal arrives at different times at different clockinputs due to propagation delay.

Question No: 276

An Astable multivibrator is known as a (n)

Question No: 277

In Master-Slave flip-flop setup, the master flip-flop operators at _

- Positive half cycle of pulse
- Negative half cycle of pulse
- Both Master-Slave operator simultaneously
- Master-Slave flip-flop does not operate on pulses rather it is edge triggered

Question No: 278

The power consumed by a flip-flop is defined by

- $P = Icc \times Rcc$
- P=vcc x Rcc
- \circ c.P = Vcc

x Icc

 \circ P = Mcc x Vcc

Question No: 279

The 3-bit up counter can be implemented using flip-flop(s).

- S-R flip-flops only
- S-R flip-flops and D-flip-flops
- S-R flip-flops or D-flip-flops
- D-flip-flop only

Question No: 280

The terminal count of a 4-bit binary counter in the DOWN mode is

a. 0000

- b. 0011
- c. 1100
- d. 1111

Question No: 281

Which mechanisms allocate the binary values to the states in order to reduce the cost of the combinational circuits?

- State reduction
- State minimization

State assignment

• State evaluation

Question No: 282

State of flip-flop can be switched by changing its _____

- a. Input signal
- b. Output signal
- c. Momentary signal
- d. Contemporary signal

Question No: 283

Once the state diagram is drawn for any sequential circuit the next step is to draw

- > Transiation table
- ➤ Karnaugh map
- Next-state table
- Logic expression

Question No: 284

Design of state diagram is one of many steps used to design

- > A clock
- > A truncated counter
- > An UP/DOWN counter
- > Any counter

Question No: 285

Flip flops are also called

- ➤ Bi-stable multivibrators
- ➤ Bi-stable singlevibrators
- ➤ Bi-stable dualvibrators
- ➤ Bi-stable transformer

Question No: 286

Three cascaded modulus-10 counters have an overall modulus of

- 0 30
- o b. 100
- o c. 1000

10000


Question No: 287

The term hold always means___

- b. Q=1, Q'=0
- c. Q=0, Q'=0
- d. No change

Question No: 288

A flip-flop is presently in SET state and must remain SET on the next clock pulse. What must j and k be?



$\underline{\mathcal{L}}$		<u> </u>	IAID					
	d.	5.5 micro	sec					
5.	The E	PROM use	es	array wi	th an iso	lated gate	<u>;</u>	
	str	ructure <mark>a.</mark>	NMOSFET	page 411				
	b.	MOSFETI	<					
	c.	UVMOSF	Т					
	d.	None of t	the given op	tions				
6.	The 6	4-cell arra	y organized	as 8 X 8 cell	array is	considere	ed	
	a.	As an 64	byte memor	ry	H	IA		
	b.	As a 16 b	yte memory	H H	~11 11	IIV	On	
	C.	As an 8 b	yte memory	, page	e 387	- V	0/7	
	d.	As an 4 b	yte memory	<i>(</i>			11	2
7.	The to	est vector	definition de	efines the te	st vecto	r for all th	e three co	unter
	input	sandc	ounter outp	ut/outputs				1/2
6	a.	One						
1	b.	Two						
N	C.	Three Three		page 362				
7		Four						
8.	In me	mory writ	e cycle, the	time for whi	ich the V	VE signal r	emains ac	tive
	iskno	wn as the						
	a.	Write ad	dress setup					
	b.	Write pu	lse width	page	e 39 <mark>7</mark>			
	C.	Write de	ay width					
	d.	Write Da	ta Time					
0					11			
9.		-	-	ne active loa	d is 0 vo	its due to	absence o	t current
		- 4	output is a_		<u>-</u>			
	a.		447					
1.0	b.		page 417	304-		フムフ	1	
10		- V V I		or read from				
	regist	erincreme	ents or decre	ements its co	ontents a	aiways po	inting to th	ie stack
	_	Dottom	WV	17	100	10.		
	a.	Bottom	- V	422	SILE	1		
	b.	Top	page	42Z				
	۲. C.	Down						
11		Vertex	n/down sou	intor in in th	o binan	ctate of -	oro Thon	ovt
11		=	p/aown cou VN mode is?	inter in in th	e billary	State Of Z	ero. me n	EXL
	state a.	0001	VIN IIIOUE IS!	:				
		1000						
	٠.	_ 0 0 0						

C. 1110	
d. 1111	11.00
12. Flash memory operation are classified into	different operations
a. Two	
b. <mark>Three page 413</mark>	
c. Four	
d. Five	tuon siste u?
13. Implementation of latch is required almost	transistor?
a. Two b. Four	LIV Ch
ALC Y DOLLAR DESCRIPTION OF THE PROPERTY OF TH	
	1/7
d. Eight14. In elevator circuit, the floor display circuit is a com	phinational circuit which
	ne the floor number and
	ie the noor number and
the function of the display arrow.	
a. CONSTATE, FB	
b. OPEN, DIR c. MOTION, DIR page 374	
c. MOTION, DIR page 374 d. MOTION, FB	
u. MOTION, FB	
15. The bit capacity of memory that has 1024 address	es and can store 8 bit at
eachaddress is	
a. 8	
b. 1024	
c. 4096	
d. 8192 page 388(memory capacity) 1024*8	
16. When the transmission line is idle in an asynchron	ous transmission
a. It is set to logic low	274
b. It set to logic high page 349	20
c. It remains in previous state	
d. State of transmission line is not used to start transmis following is a volatile memory?	ssion 1 /. which of the
a. PROM	
b. DRAM page 400(capacitor based ROM, need ex	xtra circuit to retain the memory)
c. EPROM	xera circuit to retain the memory,
d. EEPROM	
18. Which signal must remain valid in memory write co	vcle after data is applied
atthe data input lines and must remain valid for a	
tup?	

AL	<u>-JUNAII</u>) TEC	<u>CH INS</u>	TITU
a.	. `CS			
b.	. `WE	page 397		
	W	, 0		
d.	. OE			
19. The I	ROM used by compute	er is relatively	very	as it store
	ytes of code used to k		<u> </u>	
	Small	page 423	TTT	
b.	. Large	H-H-I	HIA	7
C.	Heavy	TIL	-11 / \	100
d.	. High			1000
20. In DF	RAM read cycle R/W si	ignal is activat	ted to read data	which is
made	eavailable on the	_Data line		
a.	D(IN)			1
/ / b.	. <mark>D(OUT)</mark>	page 405		
C.	D(AB)			
d.	. D(INT)			
21	Yellow	v signal contro	olling the traffic	on the east-
west	section.			
a.	. NSGrn			
b.	. NSYel			
c. EWY	1 0	<mark>375</mark>		
d. EWRe				
	bit data word consists	s of :		
a.	. 2 bytes			
<mark>b.</mark>	4 Bytes	page 387		
c.	_ 1110 0110			
	4 nibbles	ation is some	times called a	
	mplete unit of infor <mark>m</mark> . Bit	ation is some		1
	. Nibble			113
C.	- 1A -	page 387		CO111
_	. Byte	page 307	1 10,	
	nory is arranged	ulms	hell	
in	iory is arranged			
a.	Liner fashion			
a. b.		anner	page 396	
C.			Page 330	
٠.	. Random fashion			
O				

25. Which of the following output equations determines the output of the

AL _'	<u>-JUNAI</u>	D TEC	CH INSTITUT
state	emachine?		
a.	MIN = Q0Q1		
b.	MAX = Q0Q1EN	page	<mark>382</mark>
c.	MIN = Q0Q1EN		
d.	. MAX = Q1EN		
26.A mu	ultiplexer with the re	gister circuit co	onvert
a.	Serial data to paral	lel	TT -
b.	Parallel data to se	rial page	349
C.	Serial data to seria	FILE	11 1//02
d.	. Parallel data to par	rallel	
27. The c	chip enable access tip	me which is the	timer for the validated data to
appe	arafter thetran	nsition of the ch	ip select signal CS
a.	high to high		
/ b.	. <mark>high to low</mark>	page 397	
C,	low to high		
d.	. low to low	A	
28. The c	duration for whi <mark>c</mark> h th	ne elevator doo	rs are opened , and remain open,,
and t	ime it takes for elev	ator to move fr	om one floor to the next can be
deter	rminedby a/an		
a.	input signa <mark>l</mark>		
b.	output signal		
C.	<mark>clock signal</mark>	page 365	
d.	. None of Given		
29. The <i>A</i>	ABEL input file can us	se a	instead of the equation to specify
	oolean expression		7
a.	1 . 1.1	page 370	
b.	state diagram	12011	
c.	1 Control of the Cont		1007274
d.	logical circuit		201
30. Imple	ementation of the FI	FO buffer in RA	M is usually takes the form of a
	buffer	y	1 0 10.
a.	Circular pag	<mark>ge 420</mark>	heir
b.	. Rectangular		
C.	Triangular		
d.	. Square		
31 How	many state variable	s does each stat	te in Traffic Light Controller have?

- - a. One
 - b. Two

		DILCI	
c. T	hree	page 377	
d. Fo	our		
32. The out	tput of SR latches	in elevator state m	nachine are
genera	ted bycombinatio	nal circuit therefor	e these output are
defined	l as		
ISTYPE			
	Com.reg	THE	H INIC
	m.buffer	page 372	TIVOTA
	Com.org		10/7
	eg.buffer	. / . 1	
70 70	1 .5	_	r is used for 24 micro second
	lay the clock freq	uency must be	
a. 4	1.6/		
KHz	22 1/11-		
D. <mark>3</mark>	33 KHs		
c. 12	5 KHs		
d. 8	MHz		
basicm	of the following memory unit? RAM	nemories uses one	transistor and one capacitor as
	RAM	page 400	
	RAM	1	
	RAM		
		requires a minimum of	a. Ten
flip f	iops ive flip flops		
	our flip flops		59794
	welve filp flops		11
		n invalid output sta	ate?
а. Т	~ ~ ~ ~ ~ ~ ~		nelp.com
b. J	10	VIIImer	iell.
K <mark>c.</mark>		2111191	1
<mark>SR</mark>			
d. D			
		_	

- 36. In the keyboard encounter how many times per second does the ring counter santhe keyboard
 - a. 600scans./seco

AL-JUNAID TECH INSTITUTI
n <mark>b. 625</mark>
scan/second c. 650 scan/second
d. 700 scan/second
37. Smallest unit of data
is <mark>a. a bit</mark>
b. a 4 bit nibblesc. an 8 bit word
d. a 16 bit word
38. The output of SR latches in elevator state machine are feed back to the
gate array for connection of D Flip Flops
a. NO
Tb.
AND
c. OR d. XOR
39. The static RAM(SRAM) is non-volatile and is not adensity memory
aslatch is required to store a single bit of information
a. Lo
w <mark>b.</mark>
High
c. Medium
d. Hot
40. Choose the best possible answer of the following question.
The D flip flop is only activated by
a. A negative edged
trigger <mark>b. A positive edged</mark>
trigger 10004-1009294
c. Both positive and negative edge triggered
d. None of the given options
41. The Fast mode page access allowsmemory read and access time
when reading successive data values stored in connective locations on the
samerow
a. Slo

w <mark>b.</mark>

<mark>Faster</mark>

- c. Medium
- d. Modern
- 42. The next state table for REQ1, FLOOR1 and OPEN input indicates that the

AL-JUNAID TECH INSTITUTE
can be pressed at any time either on the first floor or the second floor inelevator
a. REQ0
b. Open
c. REQ I
d. FLOOR1
49.A 4-bit binary up/down counter in in the binary state of zero. The next state in
the UP mode is? > 0001
>1\\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \
> 1000
> 1110
> 1111
50. In memory read cycle, the read cycle is initiated by
a. Providing data to the variable
 b. Applying data to signals c. Applying the address signals
d. Providing arithmetic operations
51. FLASH memory cell is implemented using a single floating gate
transistor
a. MOS
b. LOS
c. GOS
d. POS
52.UVEPROM is stands
for
a. Ultra Variant
b. Ultra
Vibrant
c. Ultra Violet 30304-1659294
d. Ultra Visible
d. Ultra Visible 53. Four 4k byte chips can be connected together to implement wordmemory
wordmemory
a. 10K
b. 15K
c. 16
K
d. <mark>8K</mark>
54. There arebasic type of
EPROM

<u>AL-JUNAID TECH INSTITUTE</u>
a. <mark>Two</mark>
b. Three
c. Four
d. Five
55. Two type of memories namely the first in first out(FIFO) memory and last
infirst out (LIFO) are implemented using
a. <mark>Shift Register</mark>
b. Circular Buffer
c. Ring Buffer
d. Reduce Registers
56.A memory organized to store nibble data values requires awide databus
> 2 bit
> 4 bit
o 8 bit
➤ 16 bit
57. ROMs and PROMs retains informationeven if the supply voltage
isremoved.
a. For one day
b. For seven days
c. For ten
days
d.
Permanently Perman
58. You have to choose suitable option when your timer will reset by
consideringthis given code:
TRSTATE.CLK = clk:
TMRST: = $(TRSTATE = = NSY2) \# (TRSTATE = = EWY2);$ a. $NSY2$ or $EWY2$
a. NSY2 or EWY2 b. NSSR or TMRST c. EWSR or NSRED d. EWRed or EWYel
c. EWSR or NSRED
d. EWRed or EWYel
59. Synchronous SRAM uses a clock signal which is used by the
tosynchronize its activities.
a. ALU
b. Control Unit
c. <mark>Microprocessor</mark>
d. Address Bus
60. Implementation of the FIFO buffer inis usually takes the form

•	•		rr
Δt	CIPCII	ınrn	NI ITTAY
111 C	11 11 1 11	וחו ו	ouffer
0.0			, a

- a. RAM page 420
- b. ROM
- c. PROM
- d. Flash Memory

The CONSTATE.CLK = Clock is used to indicate that the ___statevariables change on a clock

- 57. The CONSTATE.CLK = Clock is used to indicate that the statevariables change on a clock transition.
 - a. **CONSTATE**
 - b. FLOOR
 - c. MOTION
 - d. OPEN
- 58. The normal data inputs to a flip flop (D,S and R,J and K,T are referred) to as inputs
 - a. Sequential
 - b. Asynchrono

us

- c. Synchronous
- d. Combinational
- 59. The synchronous SRAM also has a burst feature which allows the synchronousSRAM to read or write uptolocation(s) using a single address
 - a. One
 - b. Two
 - c. Three

page 399 d. Four

60. Two State variable allow maximum of

a. Two

b. Four

- c. Eight
- d. Sixteen
- 61. Which of the following is the drawback of DRAM?
 - a. Discharging of the capacitor over a period of time
 - b. All the information stored in terms if binary bits would be lost ifcapacitor is not recharged

c. Extra circuit is required to reference the capacitor

d. All of the above are true page 400

62. To write data to the memory the write cycle is initiated by

a. Applying the address signals

b. Assigning the values of variable rving the space of variables

- c. Reserving the space of variables
- d. Applying the data signals

